



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/741,802	12/22/2000	Michihide Kimura	1448.1007	9060

21171 7590 11/12/2004

STAAS & HALSEY LLP  
SUITE 700  
1201 NEW YORK AVENUE, N.W.  
WASHINGTON, DC 20005

EXAMINER
----------

PAN, DANIEL H

ART UNIT	PAPER NUMBER
----------	--------------

2183

DATE MAILED: 11/12/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

## Office Action Summary

Application No.

09/741,802

Applicant(s)

KIMURA ET AL.

Examiner

Daniel Pan

Art Unit

2183

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

### Status

- 1) ☐ Responsive to communication(s) filed on 18 August 2004.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

### Disposition of Claims

- 4) ☒ Claim(s) 1-18, 20-22, 24-28 and 31 is/are pending in the application.
- 4a) Of the above claim(s) 19, 23, 29 and 30 is/are withdrawn from consideration.
- 5) ☒ Claim(s) 20-22 and 24-28 is/are allowed.
- 6) ☒ Claim(s) 1-5, 7-16, 18 and 31 is/are rejected.
- 7) ☐ Claim(s) 6, 17 is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

### Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 22 December 2000 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

### Priority under 35 U.S.C. § 119

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All b) ☐ Some \* c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.

### Attachment(s)

- |  |   |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)  | 4) <input type="checkbox"/> Interview Summary (PTO-413)<br>Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)                                   | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)             |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)<br>Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____  |

1. Claims 1-18,20-22,24-28 remain for examination. Claims 19,23,29-30 have been canceled. Claim 31 has been added.
2. As to claim 1, upon further review and new search , Kim (6,343,353) has been introduced and used in responding to the amended features of claim 1.
3. As to claim 7, the newly amended features of claim 7 are directed to the change in language format, therefore, the scope remain the same. The "102" rejection based on Hartnett remains with additional discussions which will follow in this action by Examiner.

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

4. Claims 1-5 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hartnett et al. (6,167,479) in view of Kim (6,343,353).
5. As to claims 1,4, Hartnett disclosed a processing apparatus (see fig.6) as claimed comprising at least :
  - a) a control unit [micorcontroller 178] for processing an operation instruction (see e.g. the expanded-cycle instruction) as a specific application-purpose operation (e.g. see the microcode controller controlling the instruction execution in col.9, lines 1-23,

see also col.7, lines 39-55, col.8, lines 1-13 for the microcode controller during the extended cycles );

b) a specific application-purpose instruction operating unit (e.g. fig.6 [12] IP, see also fig.6) for supporting a flexible pipeline structure (see the pipeline processing in col.8, lines 27-43) and capable of being designed to carry out an operation (e.g. address generation) of the specific application-purpose instruction for each application field [subsection] (see the address generation for the corresponding subsection in col.8, lines 27-40, see col.6, lines 59-67 for background, the extended cycle instruction added more delays cycles, see col.7. lines 56-66).

5. Hartnett did not specifically show the writable register prescribing the number of cycles from the instruction was issued to when the instruction become possible to issue as claimed. Although Hartnett prescribed a number of cycles ( see the 2y , 1x and E cycles) when the instruction was issued to when the result was provided (see the number of cycles from the reading of the memory to the execution cycle 2x in col.6, lines 59-67, col.7, lines 56-67), Hartnett did not specifically show the writable register for prescribing the number of cycle. No hardware was shown to store the number of cycles. However, Kim disclosed a writable register for storing prescribed number of cycle (see the wait register for storing the extended cycles in 3, lines 51-67, col.4, lines 4-9, lines 51-67, col.5, lines 1-32, see also fig.6,8 for the extended cycle). It would have been obvious to one of ordinary skill in the art o sue Kim in Hartnett for include the writable register prescribing or storing the number of cycle as claimed because the use of Kim could provide Hartnett the control capability to save a predefined set of cycle

number into a configurable storage for a subsequent issue of the instruction, thereby increasing the flexibility of the instruction timing based on the value stored in the writable register, and it could be readily achieved by installing the writable register of Kim with modified access parameters (e.g. such as the register width, R/W ports) into Hartnett so that the writable register of Kim could be recognized by Hartnett in order to achieve the enhanced flexibility of the instruction sequence, and because Hartnett already taught the use of the extension of the number of cycle in the instruction sequence, one of ordinary skill in the art should be able to recognize the need of a storage of a given format, such as a register, buffer, or memory location, for designating the extended cycle number, and for the above reasons, provided a motivation.

6. As to the specific application purpose instruction, Hartnett's standard and non-standard instructions are applicable as specific application purpose instructions because they were directed to the program executed in a simulation system (e.g. see col.1, lines 14-26). Simulation is a specific application purpose operation.

7. As to claim 2, the specific application-purpose instruction unit of Hartnett was an IP as well (see fig.1 [12 IP]).

8. As to claim 3, Hartnett's control unit [microcode controller] and the specific application-purpose instruction unit were within the core processor (e.g. see fig.6 [12],

Art Unit: 2183

see also fig.1 [12], col.6, lines 3-13 for the IP unit for executing and control the instructions).

9. As to claim 4, As to the "result" provided in the claim , Hartnett 's result must be provided before the start of 2x cycle, otherwise the number of cycles would have been extended continually.

10. As to claim 5, Hartnett also prescribed the number of cycle from when the issue of an instruction (the first instruction in the interrupt handler) to when the same instructions were issued (see the fetch of the original instruction at  $MX+x+1$  cycle after the fetch of the first instruction in col.16, lines 1-2, col.17, lines 1-16). Applicant is welcome to provide feedback or correction to more clearly define the scope.

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

11. Claims 7,8,10-12, 14,15,16 are rejected under 35 U.S.C. 102(e) as being anticipated by Hartnett (6,167,479) .

12. As to claims 7,11, Hartnett also disclosed

a) a saving of the context after the execution interrupted (e.g. see col.11, lines 5-37);

b) confirmation unit to confirm whether or not the operation exception had detected during the specific application purpose operation instruction (e.g. see the interrupt type in col.10, lines 51-53, see also the state reflecting the fault and non-fault type interrupt in col.11, lines 5-37, see also determination of what caused the interrupt in col.12, lines 5-8, the specific application – purpose instruction was already taught in 7, lines 41-65);

c) exception n processing unit which carried out exception processing when the exception was detected (e.g. see the interrupt handler in col.12, lines 5-51);

d) return unit returning from interrupt (e.g. see col.12, lines 10-51, see 17, lines 27-40, see also the return instruction in col.15, lines 44-56, col.17, lines 1-40).

13. As to claims 8, 12, Hartnett also included a second confirmation unit (see the interrupt testing in col.19, lines 4-17) to confirm whether or not operation state had been set to exception during the execution (see the injection bits in col.19, lines 18-37).

14. As to claims 10, 14, Hartnett also included a memory 354 which stored values (injection bits) to indicate detection of the interrupt exception during the execution (e.g. see col.19, lines 4-23, col.20, lines 35-47, col.21, lines 24-35).

15. As to claim 15, Hartnett also confirmed the state of the operation state (e.g. see the injection bit in the memory in col.19, lines 18-27, col.21, lines 28-42).

Art Unit: 2183

16. As to claim 16, Hartnett also confirmed the instruction for settings state detected (e.g. see corresponding instruction set by the state in col.19, lines 4-23).

17. Claims 9, 13, 18, are rejected under 35 U.S.C. 103(a) as being unpatentable over Hartnett et al. (6,167,479) in view of Swoboda et al. (6,553,513).

18. Limitations of the parent claims 7, 11,12 have been discussed in previous paragraph # 12,13, therefore, it will not be repeated herein.

19. As to claims 9,13,18, Hartnett did not specifically show the confirmation of the instruction for breaking (or the break point) as claimed. However, Swoboda disclosed an instruction for breaking [breakpoint](e.g. see col.8, lines 20-23). It would have been obvious to one of ordinary skill in the art to use Swoboda in Hartnett for including instruction for breaking as claimed because the use of Swoboda could provide Hartnett the control ability of the exception handler to adapt to different type of the exception condition, thereby expanding the processing capability of Hartnett in a given system, and it could be readily achieved by defining the break instruction of Swoboda into Hartnett's exception handler with modified configuration parameters, such as the instruction type, and length, so that the break instruction of Swoboda could be recognized by Hartnett, and because Hartnett also taught that the interrupt injection bit was applicable to a block of instructions rather than a respective instruction (e.g. see



Art Unit: 2183

col.20, lines 5-8), which was a suggestion of the need of using an interrupt instruction, such as a breakpoint, into a specific segment of the instruction sequence being tested, and for the above reasons, provided a motivation.

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

20. Claim 31 is rejected under 35 U.S.C. 102(e) as being anticipated by Hartnett (6,167,479) .

Hartnett taught at least :

- a) a control unit [micorcontroller 178] for processing an operation instruction (see e.g. the expanded-cycle instruction) as a specific application-purpose operation (e.g. see the microcode controller controlling the instruction execution in col.9, lines 1-23, see also col.7, lines 39-55, col.8, lines 1-13 for the microcode controller during the extended cycles );
- b) a specific application-purpose instruction operating unit (e.g. fig.6 [12] IP, see also fig.6) for supporting a flexible pipeline structure (see the pipeline processing in col.8, lines 27-43) and capable of being designed to carry out an operation (e.g. address generation) of the specific application-purpose instruction for each application field

Art Unit: 2183

[subsection] (see the address generation for the corresponding subsection in col.8, lines 27-40, see col.6, lines 59-67 for background, the extended cycle instruction added more delays cycles, see col.7. lines 56-66).

c) the control unit and the specific application unit were within a processing core (see fig.6 of major sections in the processing core IP, see col.8, lines 21-44, see how the microcontroller 178 connection to the decoder section 164 in col.9, lines 10-24).

21. As to the remarks to claim 7 by applicant in the amendment on 08/18/04, a applicant argued that the determination of interrupt of Hartnett was not done during the execution of the specific application purpose instruction.

In response, the examiner holds that the detection of interrupt, such as exception event, was done during the execution of the specific application purpose instruction (e.g. see the interrupt type in col.10, lines 51-53, see also the state reflecting the fault and non-fault type interrupt in col.11, lines 5-37, see also determination of what caused the interrupt in col.12, lines 5-8, the specific application – purpose instruction was already taught in 7, lines 41-65).

Claim 6 is objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. None of the prior art of record further taught the features of the change of flag between the number of cycles from the issue of the instruction to the possible issue of same instructions in succession, and become the

same as another number of cycles which was from the instruction was issued to the possible use of the result, and the possible issue of the same instruction in succession in each cycle based on the flag.

22. Claims 20-22 are allowable over the art of record. None of the prior art or record teaches combined features of :

a) the exception detection flags, the specific application purpose instruction execution setting the valid state, notification of the interrupt control due to the operation exception of instruction when the flag was set to valid state during the trap to generate the interruption and the exception detection flag invalidating instruction and invalidation the exception detection flag (claim 20),

b) the exception detection flags, the specific application purpose instruction execution setting the valid state, notification of the interrupt control due to the operation exception of the instruction when the flag was set to valid state during the trap to generate the interruption and the exception detection flag read instruction (claim 21) ;

c) the exception detection flags, the specific application purpose instruction execution setting the valid state, notification of the interrupt control due to the operation exception of the instruction when the flag was set to valid state during the trap to generate the interruption and the exception detection flag write instruction (claim 22) .

Art Unit: 2183

23. Claims 24-28 are allowable over the art of record for reciting the combined features of the condition code register and the branch/interrupt return instruction control unit for determining the interrupt generation based on the value held in the condition code register and the value in the instruction field during the execution of the trap instruction, and the notification that the interrupt is to be generated. Amended claim 24 is directed to the correction of the language format, and not affecting the original scope.

24. Hartnett et al. (6,167,479) in view of Swoboda et al. (6,553,513) were cited in a previous office action, therefore, copies of these patents are included herein.

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than **SIX MONTHS** from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Dan Pan whose telephone number is 703 305 9696, or the new number 571 272 4172. The examiner can normally be reached on M-F from 8:30 AM to 4:00 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Chan, can be reached on 703 305 9712, or the new number 571 272 4162. The fax phone number for the organization where this application or proceeding is assigned is 703 306 5404.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

*21 Century Strategic Plan*

DANIEL H. PAN  
PATENT EXAMINER  
GROUP

Application/Control Number: 09/741,802  
Art Unit: 2183

Page 13